지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2008.11
- 수록면
- 605 - 608 (4page)
이용수
초록· 키워드
오류제보하기
As technology progresses, power supply noise, such as IR-drop and L*di/dt drop, has become a major concern in power distribution network design. Since power supply noise is fundamentally caused by large current peaks, it can be minimized in early stages by deliberate clock scheduling which utilizes nonzero clock skew and does not violate timing constraints. In this paper, we propose a clock skew scheduling method to reduce power supply noise by minimizing the peak current. While previous approaches require extra characterization efforts to estimate supply current waveform of circuits, we approximate gate-level current waveform only with existing cell library information. Experimental results show that our method can reduce the peak current by 11.6% on average and the voltage variation in power lines by 18.3% on average.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. PROBLEM FORMULATION AND OVERVIEW
Ⅲ. CURRENT WAVEFORM ESTIMATION
Ⅳ. POWER SUPPLY NOISE REDUCTION ALGORITHM
Ⅴ.EXPERIMENTAL RESULTS
Ⅵ. CONCLUSION AND FUTURE WORK
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Clock Scheduling and Cell Library Information Utilization for Power Supply Noise Reduction
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2009 .03
-
An Efficient Dual-Supply Design for Low-Power Mobile Systems
대한전자공학회 ISOCC
2012 .11
-
A New Clock Skew Scheduling Methodology for High-Level Power Optimization
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
Design Methodologies for Reliable Clock Networks
Journal of Computing Science and Engineering
2012 .12
-
Clock Design Techniques Considering Circuit Reliability
대한전자공학회 ISOCC
2011 .11
-
Low Power Clock Distribution
대한전자공학회 학술대회
1997 .01
-
이중 보간 방식을 이용한 CMOS 클록 데이터 복원회로
대한전자공학회 학술대회
2009 .07
-
클록 게이팅 기반 상위 수준 전력 분석 사례
대한전자공학회 학술대회
2013 .07
-
LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications
대한전자공학회 학술대회
2017 .01
-
새로운 낮은 스큐의 클락 분배망 설계 방법
전자공학회논문지-SD
2004 .05
-
Design of Clock Gears for Low-power Media Bus
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Post-Silicon Tuning Based on Flexible Flip-Flop Timing
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2016 .02
-
Automatic Register Transfer Level CAD Tool Design for Advanced Clock Gating and Low Power Schemes
대한전자공학회 ISOCC
2012 .11
-
Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking
대한전자공학회 ISOCC
2009 .11
-
An Optimal Low Power Scheduling Algorithm on Peak Power Consumption
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
A 23.52μW / 0.7V Multi-stage Flip-flop Architecture Steered by a LECTOR-based Gated Clock
IEIE Transactions on Smart Processing & Computing
2017 .06
-
Development of Floating Power Supply for Current Measurement System of High Voltage Power Line
제어로봇시스템학회 국제학술대회 논문집
2002 .10
-
모듈 수준 클록 게이팅을 위한 시뮬레이션 웨이브폼 분석 기법
대한전자공학회 학술대회
2010 .06
-
Novel RT Level Methodology for Low Power by Using Wasting Toggle Rate based Clock Gating
대한전자공학회 ISOCC
2009 .11
-
안전한 MCU 클럭 보호를 위한 온칩 클럭 검사기 기반 자동화된 글리치 프리 백업 클럭 변환 기법
대한전자공학회 학술대회
2015 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001759632