지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 한국전자파학회JEES Journal of Electromagnetic Engineering And Science Journal of Electromagnetic Engineering And Science Vol.17 No.2
- 발행연도
- 2017.4
- 수록면
- 98 - 104 (7page)
이용수
초록· 키워드
오류제보하기
This work describes the development and comparison of two phase-locked loops (PLLs) based on a 65-nm CMOS technology. The PLLs incorporate two different topologies for the output voltage-controlled oscillator (VCO): LC cross-coupled and differential Colpitts. The measured locking ranges of the LC cross-coupled VCO-based phase-locked loop (PLL1) and the Colpitts VCO-based phase-locked loop (PLL2) are 119.84−122.61 GHz and 126.53−129.29 GHz, respectively. Th e output powers of PLL1 and PLL2 are −8.6 dBm and −10.5 dBm with DC power consumptions of 127.3 mW and 142.8 mW, respectively. The measured phase noise of PLL1 is −59.2 at 10 kHz offset and −104.5 at 10 MHz offset, and the phase noise of PLL2 is −60.9 dBc/Hz at 10 kHz offset and −104.4 dBc/Hz at 10 MHz offset. The chip sizes are 1,080 μm × 760 μm (PLL1) and 1,100 μm × 800 μm (PLL2), including the probing pads.
목차
Abstract
I. INTRODUCTION
II. CIRCUIT DESIGN
III. EXPERIMENTAL RESULTS
IV. CONCLUSION
REFERENCES
참고문헌 (7)
참고문헌 신청
D. Lockie and D. Peck, High-data-rate millimeter-wave radios, IEEE Microwave Magazine, vol. 10, no. 5, pp. 75? 83, 2009.
E. Laskin, M. Khanpour, S. T. Nicolson, A. Tomkins, P. Garcia, A. Cathelin, D. Belot, and S. P. Voinigescu, Nanoscale CMOS transceiver design in the 90-170-GHz range, IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 128, pp. 3477?3490, 2009.
K. H. Tsai and S. I. Liu, A 104-GHz phase-locked loop using a VCO at second pole frequency, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 1, pp. 80?88, 2012.
W. Z. Chen, T. Y. Lu, Y. T. Wang, J. T. Jian, Y. H. Yang, and K. T. Chang, A 160-GHz frequency-translation phase- locked loop with RSSI assisted frequency acquisition, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 6, pp. 1648?1655, 2014.
N. Kim, K. Song, J. Yun, J. Yoo, and J. S. Rieh, Two 122- GHz phase-locked loops in 65-nm CMOS Technology, IEEE Transactions on Microwave Theory and Techniques, vol. 64, no. 8, pp. 2623?2630, 2016.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
94 GHz SiGe BiCMOS PLL의 고온 특성 평가 및 분석
한국전자파학회논문지
2023 .10
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
A Dual-loop Phase Locked Loop with Frequency to Voltage Converter
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2019 .06
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A 10.2-GHz LC-VCO for a 28-nm CMOS Transmitter With Nearest VCO-curve Selection Algorithm
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2020 .06
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
Design of Low Phase Noise VCO for 5G mmWave PLL
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2023 .01
-
IoT 어플리케이션을 위한 저전력 위상 고정 루프 설계
대한전자공학회 학술대회
2024 .11
-
A 1-V 3.8-mW Fractional-N PLL Synthesizer with 25% Duty-Cycle LO Generator in 65 nm CMOS for Bluetooth Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2018 .12
-
166MHz 위상 고정 루프 기반 주파수 합성기
전기전자학회논문지
2022 .12
-
10 GHz - to - 14GHz LC VCO Based Charge-Pump PLL With 40nm Low Power CMOS Technology
대한전자공학회 학술대회
2019 .06
-
12.2 GHz All-digital PLL with Pattern Memorizing Cells for Low Power/low Jitter using 65 nm CMOS Process
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2021 .04
-
광대역 주입동기식 주파수 분주기 기반 40 GHz CMOS PLL 주파수 합성기 설계
한국전자파학회논문지
2016 .08
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
New Configuration of a PLDRO with an Interconnected Dual PLL Structure for K-Band Application
Journal of Electromagnetic Engineering And Science
2017 .07
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2021-569-002124045