지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2015.6
- 수록면
- 1,228 - 1,233 (6page)
이용수
이 논문의 연구 히스토리 (2)
- 이 논문의 후속연구가 궁금하신가요?
- 연관 학술논문 또는 학술발표를 통해 보다 발전된 연구결과를 확인하실 수 있습니다.
- 이 논문의 연구 히스토리 확인하기
초록· 키워드
오류제보하기
Several advanced phase-lock-loop (PLL) algorithms have been proposed for single-phase power electronic systems. Among these algorithms, the orthogonal signal generators (OSGs) are widely utilized to generate a set of in-quadrature signals, owing to its benefit of simple digital implementation and low computational burden. Meanwhile, some other techniques have been proposed to enhance system robustness and stability characteristics. In this paper, a comprehensive comparison among the OSG-based PLLs and the advanced single-phase PLLs is presented when the grid voltage undergoes disturbances, and the performance comparison of transient response and disturbance rejection capabilities are presented. Finally, the moving average filter (MAF) is applied to enhance steady state and dynamic response of the delayed-type PLL, derivator-based PLL and the complex-coefficient filter (CCF-PLL) under grid frequency variations, harmonics and white noise contamination scenarios.
목차
Abstract
I. INTRODUCTION
II. OVERVIEW OF THE DIFFERENT PLL ALGORITHMS
III. LF PARAMETERS DESIGN
IV. EVALUATION RESULTS
V. PERFORMANCE IMPROVEMENT USING MAF
VI. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
A Novel Phase Locked Loop for Grid-Connected Converters under Non-Ideal Grid Conditions
JOURNAL OF POWER ELECTRONICS
2015 .01
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Type-3 PLL Based Speed Estimation Scheme for Sensorless Linear Induction Motor Drives
ICPE(ISPE)논문집
2019 .05
-
Suppression of Harmonics and Instabilities of Single-Phase Inverters Caused by Delay-based Phase-Locked Loop in the Weak Grid
ICPE(ISPE)논문집
2019 .05
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
-
계통연계형 단상 태양광 인버터 PLL 분석
대한전기학회 학술대회 논문집
2019 .07
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
A Robust PLL Technique using a Digital Lock-In Amplifier under the Non-Sinusoidal Grid Conditions
ICPE(ISPE)논문집
2019 .05
-
단상 계통연계형 인버터의 개선된 응답특성을 가지는 PLL 옵셋 오차 보상기법에 관한 연구
대한전기학회 학술대회 논문집
2016 .03
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
단상 계통연계형 인버터의 영 전압 사고 위상에 따른 PLL 동적 특성 분석
전력전자학회 학술대회 논문집
2019 .07
-
3상 계통 연계형 인버터의 PLL 방법
대한전기학회 학술대회 논문집
2023 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0