메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

논문 기본 정보

자료유형
학술저널
저자정보
Sahar Fayaz (National Institute of Technology) Najeeb-ud-din Hakim (National Institute of Technology Srinagar) G. M. Rather (National Institute of Technology)
저널정보
한국전기전자재료학회 Transactions on Electrical and Electronic Materials Transactions on Electrical and Electronic Materials Vol.25 No.4
발행연도
2024.8
수록면
479 - 493 (15page)
DOI
https://doi.org/10.1007/s42341-024-00530-7

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색

초록· 키워드

오류제보하기
In this work, we have proposed a channel engineering technique for the performance enhancement of a short channel Laterally Diffused Metal–Oxide–Semiconductor (LDMOS) transistor for integrated low voltage power and RF applications. The technique involves a modification in the fabrication process flow of a conventional (CON) LDMOS to generate a device with a high graded doped channel. This device is labeled as Channel engineered (CE) LDMOS. Both devices are virtually fabricated in a process simulator with optimized implantation parameters. The impact of laterally grading the channel doping for a power device with a channel length of 0.1 μm is investigated through DC and AC device simulations. Important DC and AC performance parameters are extracted and compared with the CON device. It is seen that the CE device shows considerable improvement in transconductance (25.5%), saturated drain current (10%), output resistance (95.5%), intrinsic gain (143%), drain induced barrier lowering (53%), specific on-resistance (14%) and current on/off ratio without degrading the breakdown voltage. Small improvement is also observed in the transition frequency of the device.

목차

등록된 정보가 없습니다.

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

최근 본 자료

전체보기

댓글(0)

0