지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2008.11
- 수록면
- 626 - 629 (4page)
이용수
초록· 키워드
오류제보하기
Satisfying timing constraint is the most important issue in today"s VLSI design. The recent increase of process variation, however, made it too difficult to predict the circuit timing accurately using traditional deterministic methods. Many statistical static timing analysis (SSTA) approaches have been proposed to deal with the impact of large process variation effectively. However, most of them focused on the gate-level design, and those for macro-level designs have not been well developed yet. This paper investigates the validity of applying SSTA to the macro-level designs by presenting preliminary experimental results that compare SSTA and the worst-case corner timing analysis in accuracy. In addition, this paper investigates how the process variation affects the usefulness of the macro-level SSTA.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. BACKGROUND
Ⅲ. INVASTIGATION METHOD &EXPERIMENTAL RESULTS
Ⅳ. CONCLUSIONS
ACKNOWLEDGMENT
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Parametric Yield-Aware Sign-off Flow in 65/45nm
대한전자공학회 ISOCC
2008 .11
-
공정 변이를 고려한 상위수준 합성 기술 동향
대한전자공학회 학술대회
2008 .11
-
최악시간 분석을 위한 Timing-C 언어의 설계 및 구현에 관한 연구
한국통신학회 학술대회논문집
1999 .07
-
Implementation of Block-based SSTA using Sensitivity-LUT
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
Timing Analysis Techniques Review for sub-30 ㎚ Circuit Designs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2010 .12
-
Design of Timing-Error-Resilient Systolic Arrays for Matrix Multiplication
대한전자공학회 ISOCC
2011 .11
-
[경제이야기] Timing이 절대로 중요한가?
오토저널
2003 .10
-
Force-Directed Scheduling Revisited by Statistical Static Timing Analysis
ICEIC : International Conference on Electronics, Informations and Communications
2010 .06
-
An Accurate Timing Model for Nano CMOS Circuit Considering Statistical Process Variation
대한전자공학회 ISOCC
2007 .10
-
A Crosstalk Avoidance Method considering Statistical Timing Analysis
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
The Effect of Slew Variation in Statistical Static Timing Analysis of SoCs
대한전자공학회 ISOCC
2007 .10
-
실시간 통신을 위한 새로운 Timing 구조
대한전자공학회 학술대회
1999 .11
-
Design of the timing controller for automatic magnetizing system
ICEIC : International Conference on Electronics, Informations and Communications
2004 .08
-
Design Methodology for Static Timing Analysis of Designs including Clock Meshes
대한전자공학회 ISOCC
2006 .10
-
VLSI Design
대한전자공학회 단기강좌
1983 .01
-
Assessment of Using Statistical Leakage Estimation at the Macro Level for VLSI Designs
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
End to End 시스템 타이밍 분석의 동향과 전망
한국자동차공학회 추계학술대회 및 전시회
2012 .11
-
통계적 시간분석을 고려한 크로스톡 회피 방법
대한전자공학회 학술대회
2007 .07
-
통계적 시간분석을 고려한 크로스톡 회피 방법
대한전자공학회 학술대회
2007 .07
-
Extracting the K-most Critical Paths in Multi-corner Multi-mode for Fast Static Timing Analysis
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2016 .12
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001759687