지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.18 No.5
- 발행연도
- 2018.10
- 수록면
- 602 - 608 (7page)
- DOI
- 10.5573/JSTS.2018.18.5.602
이용수
초록· 키워드
오류제보하기
Approximate computing, which has a trade-off between accuracy and performance, has emerged as a promising solution for energy-efficient designs in error-tolerant applications. In this paper, the design of a novel approximate adder and multiplier is studied and proposed. First, a new approximate adder based on XNOR gates and a hybrid adder using them to reduce the error rate is proposed. Then, a new high-performance and energy-efficient approximate binary multiplier with acceptable error metrics is investigated. The proposed multiplier shows better error metrics than other previous approximate multipliers and significantly improvements area, delay, and power consumption by up to 20% compared to the exact binary multiplier. Finally, we apply the approximate binary multipliers to the JPEG encoder and achieve a significant reduction in the area, speed, and power consumption with a negligible quality loss of the output image. So, the proposed approximate arithmetic computing logics are suitable for high-performance and energy-efficient hardware designs.
목차
Abstract
I. INTRODUCTION
II. NOVEL XNOR-BASED APPROXIMATED ADDER
III. APPROXIMATE MULTIPLIER
IV. ENERGY-EFFICIENT IMAGE PROCESSOR
V. CONCLUSIONS
REFERENCES
참고문헌 (18)
참고문헌 신청
J. Han and M. Orshansky, “Approximate computing: An emerging paradigm for energyefficient design,” European Test Symp. pp. 1-6, 2013.
Q. Xu, T. Mytkowicz, and N. S. Kim, “Approximate Computing: A Survey,” IEEE Design & Test, vol. 33, no. 1, pp. 8-22, 2016.
J. Liang, et al., “New metrics for the reliability of approximate and probabilistic adders,” IEEE Transactions on Computers, vol. 62, no. 9, pp. 1760-1771, 2013.
I. S. Chong, et al., “New quality metric for multimedia compression using faulty hardware,” International Workshop on Video Processing and Quality Metrics for Consumer Electronics, pp. 267- 272, Jan. 2006.
H. R. Mahdiani, et al., “Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 4, pp. 850-862, 2010.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Comparison of Approximate Computing with Sobel Edge Detection
IEIE Transactions on Smart Processing & Computing
2021 .08
-
Design of an Approximate 4-2 Compressor with Error Recovery for Efficient Approximate Multiplication
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2024 .08
-
Design Optimization of a 4-2 Compressor for Low-cost Approximate Multipliers
IEIE Transactions on Smart Processing & Computing
2022 .12
-
정확도를 높인 Approximate Adder 설계
대한전자공학회 학술대회
2020 .08
-
A Fast (7, 3)-adder Circuit for High-speed Multiplier Design
IEIE Transactions on Smart Processing & Computing
2022 .08
-
An Accuracy Enhanced Error Tolerant Adder with Carry Prediction for Approximate Computing
IEIE Transactions on Smart Processing & Computing
2019 .08
-
저전력 Approximate Floating Point Adder 설계
대한전자공학회 학술대회
2020 .08
-
Approximate Radix-4 Booth Multiplication Circuit
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2019 .10
-
Design of an Approximate Adder based on Modified Full Adder and Nonzero Truncation for Machine Learning
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .04
-
Approximate Digital Leaky Integrate-and-fire Neurons for Energy Efficient Spiking Neural Networks
IEIE Transactions on Smart Processing & Computing
2020 .06
-
Design and Analysis of a Low-cost Approximate Adder with OR and Zero Truncation
IEIE Transactions on Smart Processing & Computing
2021 .08
-
Design and Analysis of Approximate 4-2 Compressor for Efficient Multiplication
IEIE Transactions on Smart Processing & Computing
2022 .06
-
AND 기반의 캐리 예측 신호를 활용한 근사 가산기 설계
대한전자공학회 학술대회
2021 .06
-
Low Power Latch-adder Based Multiplier Design
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .12
-
Highly Accurate Approximate Multiplier using Heterogeneous Inexact 4-2 Compressors for Error-resilient Applications
대한임베디드공학회논문지
2021 .10
-
오류 감소 유닛을 적용한 새로운 8비트 근사 덧셈기와 이를 활용한 곱셈기 및 이미지 처리 응용
대한전자공학회 학술대회
2024 .11
-
근사 캐리 예측 기반의 오차 허용 가산기의 최근 연구 동향
전자공학회논문지
2021 .06
-
인접한 부분곱 간 관계를 고려한 오류 보상 근사 곱셈기
대한전자공학회 학술대회
2024 .11
-
A Novel Approximate Adder with Enhanced Low-cost Carry Prediction for Error Tolerant Computing
IEIE Transactions on Smart Processing & Computing
2019 .12
-
δ-approximate Periods and γ-approximate Periods of Strings over Integer Alphabets
Journal of KIISE
2016 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2019-569-000047762