지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2010.11
- 수록면
- 162 - 165 (4page)
이용수
초록· 키워드
오류제보하기
Accurate and fast characterization of the process variations of nano-CMOS circuits is becoming increasingly important for design for manufacturing (DFM) with highest yield. One of the ways to understand the circuit behavior under the process variations is to analyze the rare events that may happen due to such process variations. The Statistical Blockade (SB) is a approach for such rare events analysis. In SB, the classification threshold selection becomes very important for different tail regions which is related to the number of rare events simulation. This paper presents the values of classification threshold for different tail regions of typical circuits. It is shown that a given classifier requires different number of training samples depending on classification thresholds.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. CONTRIBUTIONS OF THIS PAPER
Ⅲ. THE RARE EVENT STATISTICS
Ⅳ. PROPOSED ALGORITHMS FOR RARE EVENT ANLYSIS
Ⅴ. EXPERIMENTAL RESULTS
Ⅵ. CONCLUSIONS
Ⅶ. ACKNOWLEDGMENTS
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
An Accurate Timing Model for Nano CMOS Circuit Considering Statistical Process Variation
대한전자공학회 ISOCC
2007 .10
-
An Accurate Analytical Propagation Delay Model of Nano CMOS Circuits
대한전자공학회 ISOCC
2007 .10
-
DEVICE DESIGN FOR THE LOW POWER CMOS CIRCUIT
ICVC : International Conference on VLSI and CAD
1995 .01
-
FPGA based Dynamic Thresholding Circuit
제어로봇시스템학회 국제학술대회 논문집
2004 .08
-
A new CMOS squaring Circuit using Voltage/Current Input
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Timing Constraints Analysis and Rule-Based Circuit Check for CMOS Digital Circuits
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1991 .01
-
An Enhancement of Circuit Simulation by a New Circuit Reduction Method
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1997 .01
-
LOW DIRECT-PATH SHORT CIRCUIT CURRENT OF THE CMOS DIGITAL DRIVER CIRCUIT
제어로봇시스템학회 국제학술대회 논문집
2003 .10
-
A New Delay Model for Large Digital CMOS Circuits
ICVC : International Conference on VLSI and CAD
1997 .01
-
Signal Variations Due to Delta-I Noise in CMOS Integrated Circuits
대한전자공학회 학술대회
1998 .01
-
Design of High-Performance Unified Circuit for Linear and Non-Linear SVM Classifications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2012 .06
-
Statistical Power Estimation of CMOS Logic Circuits with Variable Error Rates
대한전자공학회 학술대회
1997 .07
-
Statistical Power Estimation of CMOS Logic Circuits with Variable Error Rates
대한전자공학회 학술대회
1997 .06
-
Voltage Generate Circuit for Body Bias the MOS Dickson charge pump circuit.
제어로봇시스템학회 국제학술대회 논문집
2009 .08
-
The Design of an Extended Complex Event Model based on Event Correlation using Aspect Oriented Programming
한국컴퓨터정보학회논문지
2017 .10
-
CMOS 회로의 테스트 생성 알고리즘 ( A Test Generation Algorithm for CMOS Circuits )
전자공학회지
1984 .11
-
A Novel Approach for Deriving Test Scenarios and Test Cases from Events
JIPS(Journal of Information Processing Systems)
2012 .01
-
공정 변이에 따른 변화를 고려한 저전압용 CMOS 기준전압 발생기
대한전자공학회 학술대회
2007 .07
-
공정 변이에 따른 변화를 고려한 저전압용 CMOS 기준전압 발생기
대한전자공학회 학술대회
2007 .07
-
Timing Analysis Techniques Review for sub-30 ㎚ Circuit Designs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2010 .12
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001489199