지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2009.11
- 수록면
- 472 - 475 (4page)
이용수
초록· 키워드
오류제보하기
The memory bandwidth can dramatically be improved by means of stacking the main memory (DRAM) on processor cores and connecting them by wide on-chip buses composed of through silicon vias (TSVs). The 3D stacking makes it possible to reduce the cache miss penalty because large amount of data can be transferred from the main memory to the cache at a time. If a large cache line size is employed, we can expect the effect of prefetching. However, it might worsen the system performance if programs do not have enough spatial localities of memory references. To solve this problem, we introduce software-controllable variable line-size cache scheme. In this paper, we apply it to an L1 data cache with 3D stacked DRAM organization. In our evaluation, it is observed that our approach reduces the L1 data cache and stacked DRAM energy consumption up to 75%, compared to a conventional cache.
목차
Abstract
I. INTRODUCTION
II. SOFTWARE CONTRORALLBE VARIABLE LINE SISE CACHE
III. EVALUATION
IV. RELATED WORK
V. CONCLUSIONS
ACKNOWLEDGMENT
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Temperature-Aware Energy Minimization of 3D-Stacked L2 DRAM Cache through DVFS
대한전자공학회 ISOCC
2012 .11
-
An auto-resize cache structure for high-performance and low-power
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
A study on the Efficiency Cache Model based on the Embedded Systems
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2014 .06
-
A Study on Constructing the Embedded Systems based on Higher value
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
3D graphics cache system to maximize memory utilization for an embedded system
대한전자공학회 ISOCC
2009 .11
-
Bounding Worst-Case Data Cache Performance by Using Stack Distance
Journal of Computing Science and Engineering
2009 .12
-
Memory Management Unit 및 Cache System의 설계 ( Memory Management Unit and Cache System Design )
대한전자공학회 기타 간행물
1992 .01
-
선택적 캐시 플러시를 위한 캐시 구현
대한전자공학회 학술대회
2015 .11
-
직접 사상 DRAM 캐시를 위한 대역폭 균형 전송 기법
대한전자공학회 학술대회
2015 .11
-
누전 에너지 관리를 고려한 공유 캐시 파티션 정책
대한전자공학회 학술대회
2007 .11
-
A Single Cycle Accessible Two-Level Cache Architecture for Reducing the Energy Consumption of Embedded Systems
대한전자공학회 ISOCC
2008 .11
-
Dynamic Probabilistic Caching Algorithm with Content Priorities for Content-Centric Networks
[ETRI] ETRI Journal
2017 .10
-
A New Hybrid Architecture for Cooperative Web Caching
JUCT : Journal of Ubiquitous Convergence Technology
2008 .05
-
Preventing Fast Wear-out of Flash Cache with An Admission Control Policy
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2015 .10
-
수정된 캐시라인을 내부에 저장하는 멀티코어 캐시 일관성 관리 유닛
대한전자공학회 학술대회
2010 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001483273