지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 저널정보
- 대한전자공학회 ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications ITC-CSCC : 2008
- 발행연도
- 2008.7
- 수록면
- 569 - 572 (4page)
이용수
초록· 키워드
오류제보하기
Fixed-outline floorplanning enables multilevel hierarchical design, where aspect ratios and area of floorplans are usually imposed by higher level floorplanning and must be satisfied. Simulated Annealing is widely used in the floorplanning problem. It is well-known that the solution space, solution perturbation, and objective function are very important for Simulated Annealing. In this paper, we focus on the objective functions used in FOFP problem. Up to now, many kinds of objective functions were proposed in the existing researches, but those objective functions had many limitations, and the applicable situation is not clearly. We summarize and analyze the existing objective functions used in Fixed-Outline floorplanning methods, and then suggest some new objective functions respectively used in the fixed-oultine floorplanning with and without wire-length optimization, respectively.
목차
Abstract
1. Introduction
2. Fixed-Outline Floorplanning Overview
3. Objective Functions for Fixed-Outline Floorplanning
4. Experimental Results
5. Conclusion
References
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Techniques for Placement and Floorplanning
ICVC : International Conference on VLSI and CAD
1993 .01
-
Next Generation Floorplanning & Hierarchical Planning
대한전자공학회 학술대회
2008 .05
-
A Floorplanning for Blocks with Flexible Aspect Ratio
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1993 .01
-
A Floorplanning Scheme for VLSI Design
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1988 .01
-
Iterative Application of Behavioral Synthesis and Floorplanning for Asynchronous Circuits with Bundled-data Implementation
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
A Floorplanning Algorithm Using Force-Directed Block Shaping
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1991 .01
-
A GA-based Floorplanning method for Topological Constraint
제어로봇시스템학회 국제학술대회 논문집
2005 .06
-
A New Implementation of Multilevel Framework for Interconnect-Driven Floorplanning
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Simultaneous Allocation and Floorplanning Based on Mixed Integer Linear Programming
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1993 .01
-
An Efficient Algorithm for Floorplanning of High-Speed VLSI Circuits Using Hierarchical Clustering with Fuzzy Theory
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1993 .01
-
Thermal-Aware Floorplanning with Min-cut Die Partition for 3D ICs
[ETRI] ETRI Journal
2014 .08
-
CubicPlan : Logic 설계자를 위한 계층적 Floorplanning 시스템 ( CubicPlan : A Hierarchical Floorplanning System for Logic Designers )
대한전자공학회 토론회
1997 .01
-
CubicPlan : Logic 설계자를 위한 계층적 Floorplanning 시스템
대한전자공학회 학술대회
1997 .07
-
Voltage Island Partitioning Based Floorplanning Algorithm
전기전자학회논문지
2012 .09
-
A Parallel Simulated Annealing Algorithm for LSI Floorplanning Running on Multicore Processors
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
Floorplanning을 이용한 지연시간 추정 기법
한국정보과학회 학술발표논문집
1998 .04
-
처리량 기반 평면계획을 위한 처리량 계산 방법
전자공학회논문지-SD
2007 .12
-
이벤트 기반 점진적인 정적 타이밍 분석기
대한전자공학회 학술대회
2009 .05
-
Bi-Objective Optimization for Aircraft Conflict Resolution Using Epsilon-Constraint Method and TOPSIS
제어로봇시스템학회 국제학술대회 논문집
2018 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001139945