메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

논문 기본 정보

자료유형
학술저널
저자정보
M. Nagesh (R.V. College of Engineering) R. Suresh (R.V. College of Engineering) R. Jayapal (R.V. College of Engineering) K. N. Subramanya (R.V. College of Engineering)
저널정보
한국전기전자재료학회 Transactions on Electrical and Electronic Materials Transactions on Electrical and Electronic Materials 제23권 제1호
발행연도
2022.2
수록면
45 - 51 (7page)
DOI
https://doi.org/10.1007/s42341-021-00316-1

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색

초록· 키워드

오류제보하기
Surface passivation of n-type Crystalline Silicon wafer using thin dielectric films is an important and major factor in improving photovoltaic performance of HIT solar cells. In this study, Numerical simulation was carried out by using AFORS-HET simulation software in which energy band diagram with and without surface passivation (a-Si:H(i)) was investigated and the highest conduction band off set obtained on n type c-Si wafer is 0.85 eV which is comparatively higher than p-type c-Si wafer which was reported between 0.1 and 0.15 eV. Performance of HIT solar cell with passivation layer is simulated and obtained effi ciency of 12.9% by incorporating actual conditions to compare with experimentally obtained data. It has been understood that applying an eff ective dielectric passivation of silicon surface resulted with high open circuit voltage (Voc) and low surface recombination lead to an increase of cell efficiency by 1.1% (from 11.8 to 12.9%). Also, the simulated results shows that to obtain good conversion effi ciency Defect density of interface (Dit) should be lower than 1x10 11 cm ?2 eV ?1 . Validation of the simulation results is done by conducting PECVD experiments for optimizing the amorphous silicon passivation to a layer thickness down to 15 nm. HIT Solar cells have been developed, using the optimum layer of passivation, and their performance have been studied. An improvement in the minority charge carrier lifetime of ~53 μs (from 215 to 268 μs) and on the other hand reduction in the surface recombination velocity of ~ 12.9 cm/s (from 65.11 cm/s down to 52.23 cm/s) has been achieved through passivation which eff ectively increased the open circuit voltage (Voc) from 0.690 to 0.705 V. In this preliminary study, a conversion efficiency of 11.3% of heterojunction with intrinsic thin layer (HIT) solar cell on 10 mm × 10 mm n-c-Si wafer has been obtained.

목차

등록된 정보가 없습니다.

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0