지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 발행연도
- 2005.1
- 수록면
- 17 - 21 (5page)
이용수
초록· 키워드
오류제보하기
We explored a new way of designing dynamic logic gates with low temperature polysilicon thin film transistors to increase the speed. The proposed architecture of logic gates utilizes the structural advantage of smaller junction capacitance of thin film transistors. This method effectively blocks leakage of current through the thin film transistors. Furthermore, the number of transistors used in logic gates is reduced thereby reducing power consumption and chip area. Through HSPICE .simulation, it is confirmed that the circuit speed is also improved in all logic gates designed.
목차
등록된 정보가 없습니다.
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Design of Quaternary Logic gate Using Double Pass-transistor Logic with neuron MOS Threshold gate
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
Logic Gate간의 상호 연결도 검증 ( Verification of Logic Gate Interconnectivity )
대한전자공학회 학술대회
1985 .01
-
Insulated Gate Transistor의 설계 및 제작 ( Design and Fabrication of the Insulated Gate Transistors )
대한전자공학회 학술대회
1987 .11
-
Comparative Study on the Structural Dependence of Logic Gate Delays in Double-Gate and Triple-Gate FinFETs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2010 .06
-
LOGIC-CHECKER : A CORRECTING FUNCTION FOR GATE ERRORS IN LOGIC SIMULATION AND ITS IMPLEMENTATION
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1989 .01
-
Design of a Complementary Pass Gate Network for a Multiple-Valued Logic System
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1987 .01
-
A Universal Gate for Combinational Design of QCA Circuits
대한전자공학회 ISOCC
2009 .11
-
Characteristics of Gate Structure in Junctionless Double Gate Field Effect Transistors
대한전자공학회 학술대회
2019 .06
-
New Logic Simulation by the Gate-Level Waveform Relaxation Method
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1988 .01
-
다중 게이트를 이용한 SOI Thin Film Transistor의 특성에 관한 연구
한국재료학회 학술발표대회
1997 .01
-
Intense-pulsed-UV-converted perhydropolysilazane gate dielectrics for organic field-effect transistors and logic gates
한국고분자학회 학술대회 연구논문 초록집
2019 .04
-
Single Electron Transistors With Dual Gate Structure
대한전자공학회 학술대회
1998 .01
-
A Design of Variable Logic Circuits Using Neuron MOS Transistor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
Sub-2 V, p-/n- channel electrolyte gated transistors with hybrid perovskite gate insulator
한국표면공학회 학술발표회 초록집
2017 .11
-
Sub-2 V, p-/n- channel electrolyte gated transistors with hybrid perovskite gate insulator
한국고분자학회 학술대회 연구논문 초록집
2017 .10
-
3D-Printed Organic Field-Effect Transistors and Logic Circuits
한국고분자학회 학술대회 연구논문 초록집
2016 .10
-
Logic Simulation
대한전자공학회 단기강좌
1983 .01
-
a-Si Gate 구동회로의 Stepwise Gate 신호적용에 대한 연구
전기전자재료학회논문지
2008 .01
-
Dynamic Digital Logic Style for LTPS TFT Based System-On-Panel Application
한국정보디스플레이학회 International Meeting
2004 .01
-
Junctionless Sandwiched-gate Logic Design using Novel Device Structure
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2018 .08
이 논문의 저자 정보
최근 본 자료
댓글(0)
0