지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2008.11
- 수록면
- 362 - 365 (4page)
이용수
초록· 키워드
오류제보하기
A typical embedded application can be considered as a mixture of computation intensive part and control intensive part. Existing coarse-grained reconfigurable array architecture shows high performance for the computation intensive part, but cannot handle the control intensive part efficiently, thereby degrading the overall performance. This paper presents an approach to cope with such limitation by using kernel-level speculative execution. The simulation result shows that our approach increases the average performance of the deblocking filter for a luma macroblock and a chroma macroblock over 18 and 42 times respectively compared to conventional software implementation.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. FLORA ARCHITECTURE
Ⅲ. MOTIVATION
Ⅳ. MAPPING CONTROL INTENSIVE KERNELS ONTO RCM USING SPECULATIVE EXECUTION
Ⅴ. EXPERIMENTS
Ⅵ. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Automatic Mapping of Application to Coarse-Grained Reconfigurable Architecture based on High-Level Synthesis Techniques
대한전자공학회 ISOCC
2008 .11
-
Design and Evaluation of a Coarse-Grained Reconfigurable Architecture
대한전자공학회 ISOCC
2004 .10
-
Chip Implementation of a Coarse-Grained Reconfigurable Architecture Supporting Floating-Point Operations
대한전자공학회 ISOCC
2008 .11
-
Chip Implementation of a Coarse-Grained Reconfigurable Architecture
대한전자공학회 ISOCC
2006 .10
-
An Approach for Area-Efficient Coarse-Grained Reconfigurable Architecture Dedicated to Media Processing
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
Library-based Mapping of Application to Reconfigurable Array Architecture
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2009 .12
-
Efficient Design Space Exploration for Domain-Specific Optimization of Coarse-Grained Reconfigurable Architecture
대한전자공학회 학술대회
2005 .05
-
Reconfigurable Co-synthesis System Architecture
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
Reconfigurable ALU Array Architecture with Conditional Execution
대한전자공학회 ISOCC
2004 .10
-
Improved Method for the Macroblock-Level Deblocking Scheme
[ETRI] ETRI Journal
2011 .04
-
Reconfigurable Multi-Array Architecture for LowPower and High-Speed Embedded Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2011 .09
-
리스트 스케줄링을 통한 Coarse-Grained 재구성 구조의 맵핑 알고리즘 개발
전자공학회논문지-SD
2009 .06
-
Temporal Mapping for Loop Pipelining on a MIMD-style Coarse-Grained Reconfigurable Architecture
대한전자공학회 ISOCC
2006 .10
-
효율적 메모리 구조를 갖는 H.264/AVC 디블록킹 필터 설계
대한전자공학회 학술대회
2009 .05
-
ARCHITECTURE OF GENERAL PURPOSE RECONFIGURABLE LOGIC CELL
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
-
A Novel High Performance Architecture for H.264/AVC Deblocking Filtering
[ETRI] ETRI Journal
2007 .06
-
ALU-Array based Reconfigurable Accelerator for Energy Efficient Executions
대한전자공학회 ISOCC
2009 .11
-
An efficient architecture of high-performance deblocking filter for H.264/AVC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
Macroblock-Level Deblocking Method to Improve Coding Efficiency for H.264/AVC
[ETRI] ETRI Journal
2010 .04
-
효율적인 메모리 관리 구조의 H.264 디코더용 Pipelined Deblocking 필터
대한전자공학회 학술대회
2007 .05
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001759016