지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2008.11
- 수록면
- 184 - 187 (4page)
이용수
초록· 키워드
오류제보하기
Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. A combined analytical and simulation-based model (CAnSO?) is proposed and validated for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycleaccurate simulation to make a reasonable evaluation. CAnSO has clear speed advantages and compared to cycle-accurate simulation, it proves almost 2% variation in the speedup measurement.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. A COMBINED ANALYTICAL AND SIMULATION-BASED MODEL (CANSO)
Ⅲ. THE ANALYTICAL MODEL
Ⅳ. SIMPLIFICATION AND CALIBRATION
Ⅴ. EXPERIMENTS
Ⅵ. CONCLUSION
ACKNOWLEDGEMENT
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
High Performance, Low Power Reconfigurable Processor for Embedded Systems
대한전자공학회 ISOCC
2007 .10
-
Design of Reconfigurable Array-Processor based Crypto Chip
대한전자공학회 학술대회
2017 .01
-
랜덤 연결 구조를 갖는 재구성형 프로세서의 성능 분석
대한전자공학회 학술대회
2010 .11
-
Development of a Run-Time Reconfigurable System using Partially Reconfigurable FPGA
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
A Dynamic Reconfigurable Processor and a Design Tool for the Next Generation ECUs
대한전자공학회 ISOCC
2009 .11
-
Design Consideration for Reconfigurable Processor DS-HIE : Trade-off between Performance and Chip Area
대한전자공학회 ISOCC
2011 .11
-
재구성 가능한 신경망 프로세서의 설계
대한전자공학회 학술대회
1999 .11
-
A Shape Evaluation of Circuit Area for Reconfigurable Logic Device
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
멀티미디어 응용을 위한 재구성가능 프로세서 설계
한국멀티미디어학회 학술발표논문집
2002 .11
-
Reconfigurable Co-synthesis System Architecture
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
AN FPGA IMPLEMENTATION OF PARTIAL DYNAMIC RECONFIGURATION CONTROLLERS AND PROCESSOR INTERFACES FOR A PROCESSOR-BASED SYSTEM WITH RECONFIGURABLE LOGICS
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
-
Performance Enhancement of an Adaptive Dynamic Extensible Processor by Using a Heterogeneous Reconfigurable Functional Unit
대한전자공학회 ISOCC
2007 .10
-
ALU-Array based Reconfigurable Accelerator for Energy Efficient Executions
대한전자공학회 ISOCC
2009 .11
-
Development of Optimization Algorithm for Solving Reconfigurable Planning Problem in RMS
한국정밀공학회 학술발표대회 논문집
2017 .12
-
A Fast SIFT Implementation Based on Integer Gaussian and Reconfigurable Processor
한국정보전자통신기술학회 논문지
2009 .09
-
재구성 가능 공작기계 설계를 위한 인터넷 기반 시뮬레이터 개발
대한산업공학회지
2006 .06
-
A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications
[ETRI] ETRI Journal
2009 .12
-
Coarse-grained Reconfigurable Image Stream Processor Architecture for High-Definition Cameras and Camcorders
대한전자공학회 ISOCC
2010 .11
-
Power Reduction Technique for Dynamic Reconfigurable Processors with Dynamic Assignment of Dual Supply Voltages
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
ARCHITECTURE OF GENERAL PURPOSE RECONFIGURABLE LOGIC CELL
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001758584