지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
이용수
Abstract
1. Introduction
2. ITIQ module operation
3. Proposed architecture
4. Experimental Results
5. Conclusion
References
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
An Efficient Hardware Architecture of transform module for H.264/AVC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
A Self-Adaptive Inter-Prediction Hardware Architecture Design for H.264/AVC Decoder
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2009 .06
Implementation of H.264 Decoder on On-Chip-Network Architecture
대한전자공학회 ISOCC
2005 .10
A Memory-Efficient Block-wise MAP Decoder Architecture
[ETRI] ETRI Journal
2004 .12
H264 Decoder Implementation
대한전자공학회 ISOCC
2005 .10
Area Efficient H.264/AVC CAVLC Decoder Architecture
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
Design of Hardware Architecture for High Speed CAVLC Decoder in H.264/AVC
대한전자공학회 ISOCC
2007 .10
Architecture Exploration of H.264 Decoder SoC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
Low-Power High-Performance H.264 Decoder
대한전자공학회 ISOCC
2007 .10
A Memory-Efficient VLC Decoder Architecture for MPEG-2 Application
대한전자공학회 학술대회
1999 .11
Design of an Area-Efficient Survivor Memory Architecture for Viterbi Decoder
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
Design Methodology for High-Speed Turbo Decoder Architectures
IT SOC magazine
2004 .01
디지털 방송 시스템을 위한 효율적인 LDPC 복호기 설계
한국방송미디어공학회 학술발표대회 논문집
2011 .11
Low-complexity Architecture Design for High-speed Soft-decision Viterbi Decoder in UWB Systems
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
An Efficient List Successive Cancellation Decoder for Polar Codes
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2016 .10
Design and Implementation of Low-Power H.264 Decoder
대한전자공학회 ISOCC
2007 .10
An Efficient Implementation of Multi-channel H.264 Decoder SoC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
Design and Architecture of Low-Latency High-Speed Turbo Decoders
[ETRI] ETRI Journal
2005 .10
Efficient Stopping Criteria for Turbo Decoder
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
0