지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
이용수
Abstract
1 Introduction
2 Interconnection architecture for realizing H.264 decoder
3 H.264 implementation based on NS-2
4 Simulation results and Discussion
5 Conclusions
References
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
H264 Decoder Implementation
대한전자공학회 ISOCC
2005 .10
Design and Implementation of Low-Power H.264 Decoder
대한전자공학회 ISOCC
2007 .10
Analysis of Network on Chip Architecture for Wireless Communication System
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
Architecture Exploration of H.264 Decoder SoC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
On-Chip Network based Virtual Platform for Multimedia Applications
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
[特輯]Computer Network Architecture
정보과학회지
1986 .12
Modeling and Analysis of On-chip and Off-Chip Power Supply Network
ICVC : International Conference on VLSI and CAD
1997 .01
Low-Power High-Performance H.264 Decoder
대한전자공학회 ISOCC
2007 .10
Area Efficient H.264/AVC CAVLC Decoder Architecture
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
Design Methodology for High-Speed Turbo Decoder Architectures
IT SOC magazine
2004 .01
SINGLE-CHIP IMPLEMENTATION OF MPEG2 DECODER DEDICATED TO MP@HL
ICVC : International Conference on VLSI and CAD
1995 .01
MPEG-2 비디오 디코더 구현을 위한 Variable Length Decoder 설계 ( Design of Variable Length Decoder for MPEG-2 Video decoder Implementation )
대한전자공학회 학술대회
1998 .01
신호의 확률분포 예측을 통한 H 264의 Entropy Decoder 설계
대한전기학회 학술대회 논문집
2005 .07
A single Chip Audio/Video Decoder for the T-DMB Receiver
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
VLSI Implementation of MPEG-2 Decoder
대한전자공학회 학술대회
1995 .07
VLSI Implementation of MPEG-2 Decoder
대한전자공학회 토론회
1995 .01
An Efficient Implementation of Multi-channel H.264 Decoder SoC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
Design and Architecture of Low-Latency High-Speed Turbo Decoders
[ETRI] ETRI Journal
2005 .10
A Memory-Efficient Block-wise MAP Decoder Architecture
[ETRI] ETRI Journal
2004 .12
0