지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 저널정보
- 대한전자공학회 ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications ITC-CSCC : 2009
- 발행연도
- 2009.7
- 수록면
- 302 - 305 (4page)
이용수
초록· 키워드
오류제보하기
This paper presents a new quasi adiabatic logic family that uses a pair of complementary split-level sinusoidal power supply clocks for digital low power applications such as sensors. The proposed two phase clocked adiabatic static CMOS logic (2PASCL) circuit utilizes the principle of adiabatic switching and energy recovery. By removing the diode at the charging path, higher output amplitude is achieved and the power consumption of the diode is eliminated. We design and simulate NOT, NAND, NOR and Exclusive-OR logic gates based on 2PASCL with SPICE implemented using 0.18 ㎛ CMOS technology. A driving pulse with the height equal to V<SUB>dd</SUB> is supplied to the gates. From the simulation results, 2PASCL inverter logic can save up to 97% of energy dissipation compared with static CMOS logic at transition frequencies of 10 to 100 ㎒. It also shows the lowest in energy dissipation compared with other proposed simple adiabatic logic inverters.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. TWO PHASE CLOCKED ADIABATIC STATIC CMOS LOGIC
Ⅲ. APPLICATION OF COMBINATION CIRCUITS
Ⅳ. DISCUSSION
Ⅴ. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Very Efficient Adiabatic Logic for Low Power Circuit Design
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
Adiabatic Dynamic CMOS Logic Circuit for Ultra Low Power Systems
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1998 .01
-
Symmetric Adiabatic Logic Circuits against Differential Power Analysis
[ETRI] ETRI Journal
2010 .02
-
Optimized Design of Low-power Adiabatic Dynamic CMOS Logic Digital 3-bit PWM for SSL Dimming System
IEIE Transactions on Smart Processing & Computing
2013 .08
-
Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2010 .03
-
Latched Pass-transistor Adiabatic Logic
대한전자공학회 ISOCC
2004 .10
-
A High Power Efficiency Cross-Coupled Charge Pump with Charge Recycling Scheme and Single Phase Adiabatic Logic
대한전자공학회 학술대회
2017 .01
-
An Adiabatic Quasi-Static CMOS Circuit
ICVC : International Conference on VLSI and CAD
1997 .01
-
2PADCL
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2006 .07
-
A Study of the Limit Temperature of Adiabatic Combustion Systems
KSME/JSME THERMAL and FLUID Engineering Conference
1988 .11
-
High Performance Clocked CMOS Adiabatic Inverter Driver with Single Stage Data Input
대한전자공학회 ISOCC
2008 .11
-
Clocked CMOS Adiabatic Logic with Low-Power Dissipation
대한전자공학회 ISOCC
2013 .11
-
단열회로를 이용한 16-bit 저전력 마이크로프로세서의 설계
전자공학회논문지-SC
2003 .11
-
Non-Adiabatic Two Phase Fluid Flow in Pipes Networks
International Symposium on Transport Phenomena in Thermal Engineering
1993 .05
-
A design of 16-bit adiabatic Microprocessor core
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2003 .12
-
Energy Efficient Processing Engine in LDPC Application with High-Speed Charge Recovery Logic
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2012 .09
-
A 1bit Carry Propagate Free Adder/Subtracter VLSI Using Adiabatic Dynamic CMOS Logic Circuit Technology
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2002 .07
-
A 4-bit Multiplier Using a Two Phase Drive Adiabatic Dynamic CMOS Logic
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2012-569-004020412