지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.7 No.4
- 발행연도
- 2007.12
- 수록면
- 215 - 220 (6page)
이용수
초록· 키워드
오류제보하기
Leakage current of CMOS circuits has become a major factor in VLSI design these days. Although many circuit-level techniques have been developed, most of them require significant amount of designers’ effort and are not aligned well with traditional VLSI design process. In this paper, we focus on technology mapping, which is one of the steps of logic synthesis when gates are selected from a particular library to implement a circuit. We take a radical approach to push the limit of technology mapping in its capability of suppressing leakage current: we use a probabilistic leakage (together with delay) as a cost function that drives the mapping; we consider pin reordering as one of options in the mapping; we increase the library size by employing gates with larger gate length; we employ a new flipflop that is specifically designed for low-leakage through selective increase of gate length. When all techniques are applied to several benchmark circuits, leakage saving of 46% on average is achieved with 45-nm predictive model, compared to the conventional technology mapping.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. PRELIMINARIES
Ⅲ. PHASE ASSIGNMENT
Ⅳ. EXPERIMENTAL RESULTS
Ⅴ. CONCLUSIONS
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Minimizing Leakage of Sequential Circuits through Flip-Flop Skewing and Technology Mapping
대한전자공학회 ISOCC
2007 .10
-
Gate-Length Biasing for Low Leakage Design
대한전자공학회 ISOCC
2007 .10
-
Introduction to Industrial Applications of Low Power Design Methodologies
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2009 .12
-
Standby Mode에서 Control Transistor 삽입을 이용한 CMOS Logic Circuits의 Leakage 감소기술
대한전자공학회 학술대회
2006 .11
-
A Novel Leakage Power Reduction Technique for CMOS Circuit Design
대한전자공학회 ISOCC
2010 .11
-
The Impact of Gate Leakage Current on PLL in 65 ㎚ Technology : Analysis and Optimization
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2012 .03
-
Assessment of Using Statistical Leakage Estimation at the Macro Level for VLSI Designs
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
THE IMPLEMENTATION OF S/W DESIGN OF LEAKAGE SENSING MONITORING SYSTEM USING RTD-1000 IN GIS
한국멀티미디어학회 국제학술대회
2006 .07
-
Gate Leakage Current of Power GaAs MESFET's at High Temperature
ICPE(ISPE)논문집
2001 .10
-
A Gate Modification Method Using the Input Vector Maximizes the Number of Gates in WLS within the Optimum Range
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
A Numerical Analysis on Thermal Stratification Phenomenon by In - Leakage in a Branch Piping
Journal of Mechanical Science and Technology
2005 .12
-
저항성 누전전류에 의하여 동작하는 새로운 누전차단기
전기학회논문지
2008 .02
-
논리 회로의 기술 매핑 시스템 설계 ( Design of a Technology Mapping System for Logic Circuits )
전자공학회논문지-A
1992 .02
-
Minimal Leakage Pattern Generator
한국산업정보학회논문지
2011 .12
-
Power Gated SRAM Circuits with Data Retention Capability and High Immunity to Noise : A Comparison for Reliability in Low Leakage Sleep Mode
대한전자공학회 ISOCC
2010 .11
-
누전차단기로 보호되는 저압선로에서의 발화위험성
한국안전학회지
2000 .01
-
중소기업 기술 유출에 대한 조기경보시스템 개발에 대한 연구
지능정보연구
2017 .03
-
전기설비의 저항성 누설전류 검출 및 특성 해석에 관한 연구
대한전기학회 학술대회 논문집
2008 .09
-
Low-Power Dynamic VTH Scaling (DVTS) Circuits using Charge-Recycling Technique for Leakage-Dominant VLSI’s
대한전자공학회 ISOCC
2006 .10
-
극저 누설전류를 가지는 1.2V 모바일 DRAM
대한전자공학회 학술대회
2007 .07
이 논문의 저자 정보
이 논문과 함께 이용한 논문
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2009-569-014942673