메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술대회자료
저자정보
Wenhao Xie (Tsinghua University) Shiqi Ji (Tsinghua University) Zhengming Zhao (Tsinghua University) Xin Mo (Tsinghua University)
저널정보
전력전자학회 ICPE(ISPE)논문집 ICPE 2023-ECCE Asia
발행연도
2023.5
수록면
881 - 887 (7page)

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색
질문

초록· 키워드

오류제보하기
Compared to Si IGBTs, SiC MOSFETs can reduce switching losses, achieve higher switching frequencies and enable smaller converter size. However, due to the high dv/dt of SiC MOSFETs, certain topologies, such as two SiC MOSFETs in a phase-leg configuration, are highly sensitive to crosstalk, which can slow down switching speed and even reduce gate oxide’s lifetime. In this paper, an accurate model of crosstalk is established by considering the impacts of both dv/dt and di/dt in the power loop. The proposed model can simulate the gate-source voltage on bare die of SiC MOSFETs, allowing for a more accurate evaluation of the impact of crosstalk. Model verification is implemented using a double pulse test (DPT) platform and a gate driver with active miller clamp technology. Key parameters of the model are extracted from both 3D simulation models and measurement experiments. The DPT waveform of power loop is used as the excitation source in the simulation, and the simulated gate-source waveform shows good agreement with the experimental waveform. Based on the model, parameter sensitivity analysis is performed, and suggestions for improving crosstalk suppression are proposed.

목차

Abstract
I. INTRODUCTION
II. PROPOSED CROSSTALK MODEL AND PARAMETER EXTRACTION METHOD
III. EXPERIMENT SETUP AND MODEL VERIFICATION
IV. MODEL PARAMETER SENSITIVITY ANALYSIS OF GATE-SOURCE VOLTAGE ON BARE DIE
V. CONCLUSION
REFERENCES

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

최근 본 자료

전체보기

댓글(0)

0