메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색

초록· 키워드

오류제보하기
In this paper, the impact of the copper densities of substrate layers on IC package warpage is studiedexperimentally and numerically. The substrate strips used in this study contained two metal layers, with the metal densitiesand patterns of these two layers varied to determine their impacts. Eight legs of substrate strips were prepared. Leg 1 toleg 5 were prepared with a HD (high density) type of strip and leg 6 to leg 8 were prepared with UHD (ultra high density)type of strip. The top copper metal layer was designed to feature meshed patterns and the bottom copper layer was designedto feature circular patterns. In order to consider the process factors, the warpage of the substrate bottom was measuredstep by step with the following manufacturing process: (a) bare substrate, (b) die attach, (c) applying mold compound(d) and post reflow. Furthermore, after the post reflow step, the substrate strips were diced to obtain unit packages andthe warpage of the unit packages was measured to check the warpage trends and differences. The experimental resultsshowed that the warpage trend is related to the copper densities. In addition to the experiments, a Finite Element Modeling(FEM) was used to simulate the warpage. The nonlinear material properties of mold compound, die attach, solder mask,and substrate core were included in the simulation. Through experiment and simulation, some observations wereconcluded.

목차

등록된 정보가 없습니다.

참고문헌 (4)

참고문헌 신청

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0