지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 발행연도
- 2011.6
- 수록면
- 129 - 133 (5page)
이용수
초록· 키워드
오류제보하기
A spread spectrum clock generation is an efficient way to reduce electro-magnetic interference (EMI) radiation in modern mixed signal chip systems. The proposed circuit generates the spread spectrum clock by directly injecting the modulation voltage into the voltage-controlled oscillator (VCO) current source for SATA II. The resulting 33KHz modulation profile has a Hersey-Kiss shape with a rounded peak. The chip has been fabricated using CMOS process and test results show that the proposed circuit achieves 0.509% (5090ppm) down spreading at 1.5GHz and peak power reduction of 10dB. The active chip area is 0.36mm 0.49mm and the chip consumes 30mW power at 1.5GHz.
목차
등록된 정보가 없습니다.
참고문헌 (9)
참고문헌 신청
1. [학술지(정기간행물)] - Wei-Ta chen / 2005 / A Spread Spectrum Clock Generator for SATA-II / IEEE ISCAS 3 : 2643 ~ 2646
2. [학술대회논문] - Chao-Chyun Chen / 2005 / A Spread Spectrum Clock Generator Using a Capacitor Multiplication Technique / Information Technology Conference
3. [학술지(정기간행물)] - Hsiang Hui Chang / 2003 / Spread Spectrum Clock Generator With Triangular Modulation / IEEE JSSC 38 (4) : 673 ~ 676
4. [학술대회논문] - M. Aoyama / 2003 / 3 Gb/s, 5000ppm Spread Spectrum SerDes PHY with Frequency Tracking Phase Interpolator for Serial ATA / IEEE Symp. VLSI Circuits : 107 ~ 110
5. [학술대회논문] - Deok-Soo Kim / 2005 / A Spread Spectrum Clock Generation PLL with Dual tone Modulation Profile / IEEE Symp. VLSI Circuits : 96 ~ 99
2. [학술대회논문] - Chao-Chyun Chen / 2005 / A Spread Spectrum Clock Generator Using a Capacitor Multiplication Technique / Information Technology Conference
3. [학술지(정기간행물)] - Hsiang Hui Chang / 2003 / Spread Spectrum Clock Generator With Triangular Modulation / IEEE JSSC 38 (4) : 673 ~ 676
4. [학술대회논문] - M. Aoyama / 2003 / 3 Gb/s, 5000ppm Spread Spectrum SerDes PHY with Frequency Tracking Phase Interpolator for Serial ATA / IEEE Symp. VLSI Circuits : 107 ~ 110
5. [학술대회논문] - Deok-Soo Kim / 2005 / A Spread Spectrum Clock Generation PLL with Dual tone Modulation Profile / IEEE Symp. VLSI Circuits : 96 ~ 99
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2017-056-001396242