지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2013.11
- 수록면
- 158 - 161 (4page)
이용수
초록· 키워드
오류제보하기
This paper presents some proposed and new techniques in comparison to a traditional one for register-transfer level (RTL) circuits. The traditional technique focuses on killing glitches in both the control and data path parts of the circuit to reduce power consumption. By analyzing and simulating the generation and propagation of glitches in some benchmark circuits, we found out some issues when killing glitches in both control and data paths using traditional approach. In some cases, the traditional approach minimizing glitches, at the same time, still consume a huge amount of power though glitches are killed because a great many extra transistors are brought as a trade-off. And much more extra transistors have a deep impact on area and delay, which is neglected in the traditional technique. Besides, it could not kill glitches in control path when two selected data are not correlated. Therefore, our key point of this paper is to solve these issues that the traditional technique leaves, and propose more techniques to kill glitches in other cases.
목차
Abstract
1. Introduction
2. Glitch Generation
3. Glitch Reduction with Traditional Technique
4. Glitch Reduction with Proposed Technique
5. Experimental Result
6. Conclusions
7. References
참고문헌 (0)
참고문헌 신청이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2016-569-001048716