Pipelined ADCs and cyclic ADCs are very similar in nature that they commonly use a multiplying digital-to-analog converter(MDAC) for the main blocks. The MDAC is commonly designed using switched capacitor circuits. The op-amp in the MDAC that amplifies the sampled values is replaced by a comparator and current sources. This allows the realization of the same transfer function, yet the design is much more simple and consumes less power. However, there are factors to consider that degrade the performance in the MDAC such as comparator-to-charge pump delay, the intrinsic nature of comparators, the nonlinearity of the output node, and the comparator offset. These drawbacks must be carefully considered when designing the MDAC.