지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2012.11
- 수록면
- 345 - 348 (4page)
이용수
초록· 키워드
오류제보하기
Hybrid network on chip architecture is proposed for high system performance, so with the increase in the number of IP blocks it improves the three main parameters which are throughput, latency and power dissipation better than traditional wired network on chip. Hybrid Mesh-Ring architecture has shown the advantages of using both wired and wireless links in the same network which shows a great performance in Network on Chip (NoC). Two models of Mesh-Ring Architecture are proposed one is based on wired and wireless links which is hybrid model and the other model is based on wired links only which is wired model. The hybrid model has improved the performance in Latency by 16 % as compared to wired model. Throughput has increased by 28 % compared to throughput of wired model and Power-dissipation has decreased by 11 % compared to wired model.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. HYBRID-MESH RING ARCHITECTURE
Ⅲ. PORT ARCHITECTURE
Ⅳ. PERFORMANCE ANALYSIS
Ⅴ. SYSTEM OVERHEAD
Ⅵ. CONCLUSIONS
REFERENCES
참고문헌 (0)
참고문헌 신청이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2014-569-000729874