메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술대회자료
저자정보
강윤성 (삼성전자공과대학교) 박현호 (삼성전자주식회사) 김종환 (삼성전자주식회사) 신상봉 (삼성전자주식회사)
저널정보
대한기계학회 대한기계학회 춘추학술대회 대한기계학회 2011년도 추계학술대회 강연 및 논문 초록집
발행연도
2011.11
수록면
1,347 - 1,350 (4page)

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색
질문

초록· 키워드

오류제보하기
The semiconductor industry, such as significant CPU SYSTEM LSI (Large Scale Integrated circuit) and Memory can be divided into areas. Especially in recent memory, part of Dynamic Random Access Memory (DRAM) and Flash memory technologies with the (technology) has shown a marked development.
For example, its fragmentary 2001 ITRS (Internal Technology Roadmap for Semiconductor) in the nonvolatile (Non-Volatile Memory, NVM) technology requirement roadmap has been added. With this trend, many memory manufacturers to present the development and mass production of NVM devices has progressed. Of particular interest in the NVM products Micro Processor Unit (MPU) or different perspective and scaling in DRAM products for NVM technology node (technology node) of the tunnel insulating film thickness (tunnel oxide thickness), write / erase voltages (program / erase voltage), data maintenance (data retention) SYSTEM LSI products with characteristics different from reduced (scaling) is progressing slowly, since the generation of 65nm design rule also in the reduction (scaling) is not a constant, and is characterized by: These flash memory devices require the unique characteristics of the end (intrinsic quality) is required to improve. In this study, the most important factor in NVM devices (critical factor) NAND flash tunnel oxide is improved through the Thickness variation was studied for ways to improve reliability.

목차

Abstract
1. 서론
2. 본론
3. 결론
참고문헌

참고문헌 (0)

참고문헌 신청

이 논문의 저자 정보

이 논문과 함께 이용한 논문

최근 본 자료

전체보기

댓글(0)

0

UCI(KEPA) : I410-ECN-0101-2014-550-000801261