지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2009.11
- 수록면
- 63 - 66 (4page)
이용수
초록· 키워드
오류제보하기
In this paper, a high speed deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD (3840x2160) @60fps sequences at less than 100MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pipeline hazards arise owing to the latency of edge filters and data dependency of deblocking algorithm. To solve this problem, a zig-zag processing schedule is proposed to eliminate the pipeline bubbles. Data path of the architecture is then derived according to the processing schedule and optimized through data flow merging, so as to minimize the cost of logic and internal buffer. Meanwhile, the architecture"s data input rate is designed to be identical to its throughput, while the transmission order of input data can also match the zig-zag processing schedule. Therefore no intercommunication buffer is required between the deblocking filter and its previous component for speed matching or data reordering. As a result, only one 24x64 two-port SRAM as internal buffer is required in this design. When synthesized with SMIC 130nm process, the architecture costs a gate count of 30.2k, which is competitive considering its high performance.
목차
Abstract
I. INTRODUCTION
II. PROPOSED ARCHITECTURE
III. IMPLEMENTAION RESULTS
IV. CONCLUSION
ACKNOWLEDGMENT
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
A Novel High Performance Architecture for H.264/AVC Deblocking Filtering
[ETRI] ETRI Journal
2007 .06
-
An efficient architecture of high-performance deblocking filter for H.264/AVC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
A Memory Efficient Architecture of Deblocking Filter in H.264/AVC using Hybrid Processing Order
대한전자공학회 ISOCC
2009 .11
-
H.264/AVC 디블록킹 필터를 위한 병렬처리 5단 파이프라인 하드웨어 구조
대한전자공학회 학술대회
2010 .06
-
효율적 메모리 구조를 갖는 H.264/AVC 디블록킹 필터 설계
대한전자공학회 학술대회
2009 .05
-
Design of a Deblocking Filter for H.264/AVC with an Efficient Data Distribution
대한전자공학회 ISOCC
2006 .10
-
저전력 구조의 H.264/AVC 디블럭킹 필터 구현
대한전자공학회 학술대회
2009 .07
-
Low Complexity Hardware Design of H.264/AVC Deblocking Filter for HW/SW Co-design
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
A Pipelined Hardware Architecture of an H.264 Deblocking Filter with an Efficient Data Distribution
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2006 .12
-
A Scalable Pattern Omission Method of Deblocking Filter for H.264/AVC Baseline Profile
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Design of Low-Power H.264 Deblocking Filter
ICEIC : International Conference on Electronics, Informations and Communications
2006 .06
-
h.264에서 효율적인 연산처리를 위한 Deblocking Filter 설계
대한전자공학회 학술대회
2006 .11
-
소프트웨어 병렬 H.264/AVC Deblocking Filter를 위한 쓰레드 할당 기법
대한전자공학회 학술대회
2009 .07
-
소프트웨어 병렬 H.264/AVC Deblocking Filter를 위한 쓰레드 할당 기법
대한전자공학회 학술대회
2009 .07
-
Design of Vector Register Architecture and Efficient Deblocking Filter in Video Signal Processing
대한전자공학회 ISOCC
2007 .10
-
An Efficient Algorithm for Deblocking Filter of H.264/AVC
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
A Scalable Skipping of Deblocking Filter for H.264/AVC Baseline Profile
ICEIC : International Conference on Electronics, Informations and Communications
2008 .06
-
효율적인 메모리 관리 구조의 H.264 디코더용 Pipelined Deblocking 필터
대한전자공학회 학술대회
2007 .05
-
H.264/AVC 디블록킹 필터를 위한 병렬처리 5단 파이프라인 하드웨어 구조
대한전자공학회 학술대회
2010 .06
-
MUX를 사용한 H.264용 저전력 디블로킹 필터 구조
대한전자공학회 학술대회
2006 .06
이 논문의 저자 정보
이 논문과 함께 이용한 논문
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001482281