지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2011.5
- 수록면
- 2,813 - 2,818 (6page)
이용수
초록· 키워드
오류제보하기
In this paper, a novel two-phase high step down coupled-inductor converter for next generation low voltage CPU is proposed. This converter has a very high step down characteristic as V<SUB>o</SUB>/V<SUB>i</SUB> = D/4. The switching loss and noise of all switching elements are sufficiently reduced because the drain-source voltages at switching periods are reduced to a quarter of the input source voltage. Low withstand voltage MOSFETs with low on resistance and low Qg(total gate charge) characteristics are possible to use for the all switching elements because the maximum voltage stresses of the main switches and the synchronous rectifier switches are reduced to a half and a quarter of the input source voltage respectively. Further, the branch currents flowed through the paralleled converters are automatically and mostly balanced without the current detection and balance control. The above fine characteristics are simply achieved with three additional capacitors.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. THE CHARACTERISTICS OF THE NOVEL CONVERTER
Ⅲ. CIRCUIT PARAMETERS
Ⅳ. EXPERIMENTAL RESULTS
Ⅴ. CONCLUSIONS
REFERENCES
참고문헌 (0)
참고문헌 신청이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-560-000302785