지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- Korean Institute of Information Scientists and Engineers Journal of Electrical Engineering and Information Science Journal of Electrical Engineering and Information Science Vol.4 No.3
- 발행연도
- 1999.6
- 수록면
- 364 - 375 (12page)
이용수
초록· 키워드
오류제보하기
This paper presents a method for designing fixed-size systolic arrays represented by the form of uniform recurrence equation. The method consists mainly of two phases: (ⅰ) partitioning a full-size systolic array based on the LPGS approach, and (ⅱ) scheduling initial input data for the fixed-size systolic array. The partitioning is done along the ray of the basis vectors of Array Partition Space (APS) defined in this paper. The result is to reduce the number of bands and the total execution time. In addition, we propose band dependence graph based on the dependence relationship among the bands. Based on the graph, the validity of partitioning is verified and the execution order of the bands is determined using the topological sorting. For practical design, a systematic scheduling method for the initial input data is also presented. To reduce the number of external buffers needed for the communications among the bands, so called Data Duplicate Input (DDI) mechanism for used variables is proposed.
목차
Abstract
Ⅰ. Introduction
Ⅱ. Preliminaries
Ⅲ. Partition based on the Basis Vectors of Array Partition Space
Ⅳ. Input Layout
Ⅴ. Conclusions
References
저자소개
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Design of Fixed-Size Systolic Arrays
Journal of Electrical Engineering and information Science
1999 .06
-
역전파 ANN을 위한 고정 크기 시스톨릭 어레이 설계
한국정보과학회 학술발표논문집
1998 .10
-
Data-flow graph로 Systolic Array에의 변환방법 ( A Mapping Method of Data-flow Graphs into Systolic Arrays )
대한전자공학회 학술대회
1987 .07
-
A Mapping Method of Data-flow graphs into Systolic Arrays
대한전기학회 학술대회 논문집
1987 .07
-
고속 신호 처리용 Systolic Array 설계 ( A High Speed Signal Processing Systolic Array Design )
한국통신학회 학술대회논문집
1985 .01
-
Systolic Array 구조를 갖는 움직임 추정기 설계 ( Design of a Motion Estimator with Systolic Array Structures )
전자공학회논문지-C
1997 .10
-
Systolic Array 구조를 갖는 Processing Element 설계 ( The Design of Processing Element with Systolic Array Structures )
대한전자공학회 학술대회
1996 .07
-
Fixed-size Systolic Arrays for the Modular Multiplication
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1997 .01
-
Implementation of systolic array for 2-D IIR digital filters
한국음향학회 학술발표대회
1992 .01
-
A Study on Calculation with Extended Systolic Array
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
시스톨릭 어레이 설계 및 검증 시스템의 구현
정보과학회논문지(C)
1998 .04
-
Design of Systolic Arrays by Architectural Mappings
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1988 .01
-
[기술해설]Systolic Array의 설계
정보과학회지
1995 .07
-
직접회로화된 FFT 연산용 Systolic Array 의 설계 ( Design of an Integrated Systolic Array for FFT )
대한전자공학회 학술대회
1985 .01
-
부분행렬을 사용한 행렬.벡터 연산용 1차원 시스톨릭 어레이 프로세서 설계에 관한 연구
정보학연구
2007 .01
-
몽고메리 알고리즘을 위한 고정-크기 시스톨릭 어레이 설계 및 분석
정보과학회논문지(A)
1999 .04
-
Bit-level Systolic Arrays for Genetic Algorithm
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
A Systolic Array Architecture for Block Matching Algorithm
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1994 .01
-
A Systolic Array Processor for 16-point FFT
KITE JOURNAL OF ELECTRONICS ENGINEERING
1990 .01
-
An Effective Intra-Prediction Systolic Array Architecture
대한전자공학회 ISOCC
2004 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2009-569-017769836